Jul 2023
3 Mon
4 Tue
5 Wed
6 Thu
7 Fri
8 Sat 10:30 AM – 01:00 PM IST
9 Sun
Suhas Kudlur Viswanath
RISCulator is a lightweight RISC-V emulator built using rust. I am developing this tool to make it easier for people learning RISC-V. RISCulator emulates a RISC-V processor, which is an open instruction-set architecture. It takes a .bin file from the riscv-gcc compiler and runs it through the emulation where it emulates the fetch stage and goes on to visually display the inner workings of RISC-V processor such as decode and execute stages. I mainly created RISCulator to teach my juniors :) I would love to talk about a tiny bit about RISC-V and show how rust can be used to create CLI tools.
Link to project: https://github.com/skudlur/RISCulator/
Hosted by
{{ gettext('Login to leave a comment') }}
{{ gettext('Post a comment…') }}{{ errorMsg }}
{{ gettext('No comments posted yet') }}